A cross-sectional 3D representation of a CMOS transistor structure with wells, gates, and isolation regions for educational or technical visualization.
Export to STEP, STL, GLB, or DXF, depending on the model.